6.56.3.82 Element/structure stores, VST4 variants
- void vst4_u32 (uint32_t *, uint32x2x4_t)
Form of expected instruction(s): vst4.32 {d0, d1, d2, d3}, [r0]
- void vst4_u16 (uint16_t *, uint16x4x4_t)
Form of expected instruction(s): vst4.16 {d0, d1, d2, d3}, [r0]
- void vst4_u8 (uint8_t *, uint8x8x4_t)
Form of expected instruction(s): vst4.8 {d0, d1, d2, d3}, [r0]
- void vst4_s32 (int32_t *, int32x2x4_t)
Form of expected instruction(s): vst4.32 {d0, d1, d2, d3}, [r0]
- void vst4_s16 (int16_t *, int16x4x4_t)
Form of expected instruction(s): vst4.16 {d0, d1, d2, d3}, [r0]
- void vst4_s8 (int8_t *, int8x8x4_t)
Form of expected instruction(s): vst4.8 {d0, d1, d2, d3}, [r0]
- void vst4_f32 (float32_t *, float32x2x4_t)
Form of expected instruction(s): vst4.32 {d0, d1, d2, d3}, [r0]
- void vst4_p16 (poly16_t *, poly16x4x4_t)
Form of expected instruction(s): vst4.16 {d0, d1, d2, d3}, [r0]
- void vst4_p8 (poly8_t *, poly8x8x4_t)
Form of expected instruction(s): vst4.8 {d0, d1, d2, d3}, [r0]
- void vst4_u64 (uint64_t *, uint64x1x4_t)
Form of expected instruction(s): vst1.64 {d0, d1, d2, d3}, [r0]
- void vst4_s64 (int64_t *, int64x1x4_t)
Form of expected instruction(s): vst1.64 {d0, d1, d2, d3}, [r0]
- void vst4q_u32 (uint32_t *, uint32x4x4_t)
Form of expected instruction(s): vst4.32 {d0, d1, d2, d3}, [r0]
- void vst4q_u16 (uint16_t *, uint16x8x4_t)
Form of expected instruction(s): vst4.16 {d0, d1, d2, d3}, [r0]
- void vst4q_u8 (uint8_t *, uint8x16x4_t)
Form of expected instruction(s): vst4.8 {d0, d1, d2, d3}, [r0]
- void vst4q_s32 (int32_t *, int32x4x4_t)
Form of expected instruction(s): vst4.32 {d0, d1, d2, d3}, [r0]
- void vst4q_s16 (int16_t *, int16x8x4_t)
Form of expected instruction(s): vst4.16 {d0, d1, d2, d3}, [r0]
- void vst4q_s8 (int8_t *, int8x16x4_t)
Form of expected instruction(s): vst4.8 {d0, d1, d2, d3}, [r0]
- void vst4q_f32 (float32_t *, float32x4x4_t)
Form of expected instruction(s): vst4.32 {d0, d1, d2, d3}, [r0]
- void vst4q_p16 (poly16_t *, poly16x8x4_t)
Form of expected instruction(s): vst4.16 {d0, d1, d2, d3}, [r0]
- void vst4q_p8 (poly8_t *, poly8x16x4_t)
Form of expected instruction(s): vst4.8 {d0, d1, d2, d3}, [r0]
- void vst4_lane_u32 (uint32_t *, uint32x2x4_t, const int)
Form of expected instruction(s): vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [r0]
- void vst4_lane_u16 (uint16_t *, uint16x4x4_t, const int)
Form of expected instruction(s): vst4.16 {d0[0], d1[0], d2[0], d3[0]}, [r0]
- void vst4_lane_u8 (uint8_t *, uint8x8x4_t, const int)
Form of expected instruction(s): vst4.8 {d0[0], d1[0], d2[0], d3[0]}, [r0]
- void vst4_lane_s32 (int32_t *, int32x2x4_t, const int)
Form of expected instruction(s): vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [r0]
- void vst4_lane_s16 (int16_t *, int16x4x4_t, const int)
Form of expected instruction(s): vst4.16 {d0[0], d1[0], d2[0], d3[0]}, [r0]
- void vst4_lane_s8 (int8_t *, int8x8x4_t, const int)
Form of expected instruction(s): vst4.8 {d0[0], d1[0], d2[0], d3[0]}, [r0]
- void vst4_lane_f32 (float32_t *, float32x2x4_t, const int)
Form of expected instruction(s): vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [r0]
- void vst4_lane_p16 (poly16_t *, poly16x4x4_t, const int)
Form of expected instruction(s): vst4.16 {d0[0], d1[0], d2[0], d3[0]}, [r0]
- void vst4_lane_p8 (poly8_t *, poly8x8x4_t, const int)
Form of expected instruction(s): vst4.8 {d0[0], d1[0], d2[0], d3[0]}, [r0]
- void vst4q_lane_s32 (int32_t *, int32x4x4_t, const int)
Form of expected instruction(s): vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [r0]
- void vst4q_lane_s16 (int16_t *, int16x8x4_t, const int)
Form of expected instruction(s): vst4.16 {d0[0], d1[0], d2[0], d3[0]}, [r0]
- void vst4q_lane_u32 (uint32_t *, uint32x4x4_t, const int)
Form of expected instruction(s): vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [r0]
- void vst4q_lane_u16 (uint16_t *, uint16x8x4_t, const int)
Form of expected instruction(s): vst4.16 {d0[0], d1[0], d2[0], d3[0]}, [r0]
- void vst4q_lane_f32 (float32_t *, float32x4x4_t, const int)
Form of expected instruction(s): vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [r0]
- void vst4q_lane_p16 (poly16_t *, poly16x8x4_t, const int)
Form of expected instruction(s): vst4.16 {d0[0], d1[0], d2[0], d3[0]}, [r0]
This document was generated on October 19, 2013 using texi2html 5.0.